

THE SWITCHBOARD - S-100 I/O INTERFACE REVISION 2 PAGE 1 OF 6

BOARD SELECT LOGIC & OUTPUT BUFFERS



ADDRESS & INPUT DATA BUFFERS, ROM, AND MEMORY SELECT LOGIC


































16D2
3C
1602
4C
74LSD4
74LS04
2N39D6
2N3904
1N914
145B
7912
5.6 mfd
1.5 mfd
75D ½W
SW1-2
SW1-8
SW1-6
SW1-4
SW1-1
SW1-7
SW1-5
SW1-3
RN1
+12V
-12V
+5V
-16V
REF
J1 RS232OUT$_A$
J2 RS232OUT$_B$
J1 TTYOUT-$_A$
J1 TTYOUT+$_A$
J2 TTYOUT-$_B$
J2 TTYOUT+$_B$
SER1$_A$
SER1$_B$
THE SWITCHBOARD - S-100 I/O INTERFACE
REVISION 2
PAGE 6 OF 6
SERIAL I/O DLG1C
COPYRIGHT 1978 GEORGE MORROW